## **Abstract of the Disclosure**

Methods of filling empty areas in a layout simulation. In one embodiment, a method of simulating an integrated circuit layout is disclosed. The method comprises automatically identifying empty areas in a layout that can be filled and generating fill patterns to fill the empty areas.

Docket No.: 125.082US01 Intersil: SE-1996-TD